

CRC Generator
Copyright © Electronic **Designworks**
Version 1.0

KEY FEATURES

- Generates Synthesizable VHDL RTL code
- Parallel CRC computation
- Configurable data bus width
- Selectable standard CRC polynomial from preset list
- Configurable user defined CRC polynomial
- User programmable Initial value
- User selectable first bit (MSB/LSB)
- User selectable clock (Positive/Negative Edge)
- User selectable reset (Active LOW/HIGH)

OVERVIEW

Data corruption is the major problem associated with data transmission. Whenever data is transmitted over medium (optics/cable/wireless) there is a finite probability that the data might get corrupted. Hence it is very important that receiver should be able to check if the data received is corrupted and take required measures (e.g. receiver may request transmitter to resend the data).





Fig-1 : CRC Checksum illustrated

To deal with this problem checksum method is used. Transmitter computes checksum(CRC) over the data and sends it along as shown in Fig-1. At the receiver end, receiver freshly recomputes the checksum (CRC) over received data and compares it with the received checksum(CRC). If both the checksum(CRC) matches, the received data can be assumed error free. Electronic **Designworks** provides CRC generator IP which can be used at transmitter for CRC checksum generation, and at the receiver end for CRC verification. The generated CRC module is Synthesizable VHDL RTL and hence may be used easily in any FPGA or ASIC application.


PIN INTERFACE



SL No	Pin Name	Direction	Width (bits)	Description
1	clock	IN	1	clock to crc engine
2	reset	IN	1	reset to crc engine
3	soc	IN	1	start of crc. One clock pulse along with the first data to initialize the initial values. <i>data_valid</i> must be asserted with this indication.

4	data	IN	M	<p>data on which the crc has to be computed. This data is validated with <i>data_valid</i>. Those data for which <i>data_valid</i> = '1' will only be taken-in for crc computation, data for which <i>data_valid</i> = '0' will be ignored.</p> <p>*M bits, user configurable while code generation</p>
5	data_valid	IN	1	<p><i>data_valid</i> pin validates input data, only data for which <i>data_valid</i> pin = '1' will be taken-in to the crc engine. Data for which <i>data_valid</i> = '0' will be ignored.</p>
6	eoc	IN	1	<p>end of crc indication. One clock pulse, along with the last data. Indication of last data to the crc engine.</p> <p><i>data_valid</i> must be asserted with this indication</p>
7	crc	OUT	N	<p>Computed crc will be available on these pins.</p> <p>CRC is valid only when <i>crc_valid</i> = '1'.</p> <p>*N bits, user configurable while code generation</p>
8	crc_valid	OUT	1	<p>When <i>crc_valid</i> = '1' indicates that the crc computation is done and crc checksum is available on <i>crc</i> pins. When <i>crc_valid</i> = '0', <i>crc</i> pins may contain intermediate crc value which may not be used.</p>

TIMING DIAGRAM



Timing Diagram

- Positive edge clock is assumed
- *soc* (start of crc) signal is one clock pulse
- *data_valid* is asserted with *soc*
- *eoc* (end of crc) signal is one clock pulse
- *data_valid* is asserted with *eoc*
- *data_valid* is asserted only for D1, D3, D4, D5 and D7, hence crc checksum will be computed only on these data. Other data D2 and D6 will be ignored.
- on the next clock after *eoc*, crc checksum is ready which is indicated by *crc_valid* signal.

HOW TO USE CRC GENERATOR

Following user options are provided in CRC generator.

Clock selection



Clock

Positive Edge

Negative Edge

User can select clock option, Positive-edge selection will generate the “CRC engine” which works on positive edge and negative edge selection generates “CRC engine” which works on negative edge.

Reset Selection



Reset

Active Low

Active High

When Active-Low is selected, “CRC engine” will be under reset when *reset* pin is equal to '0'. When selected Active-High, “CRC engine” will be under reset when *reset* pin is equal to '1'.

First Serial

First Serial

MSB

LSB

This selection provides option to specify which bit to consider as first bit in data. If MSB is selected, crc will be computed from MSB to LSB. If LSB is selected, crc will be computed from LSB to MSB.

Data Bus Width

Data Bus Width

256	128	64	32	16	8	4	2	1
<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

User can specify input data bus width, data-bus-width is in terms of bits.

Polynomial

User is free to specify its own polynomial by selecting appropriate polynomial coefficients through check-box.

NOTE : CRC Generator uses Javascript to calculate "Initial Value" width (number of bits). When Javascript is disabled, It is user's responsibility to specify correct width of "Initial value" for error free code generation!

CONTACT US :

Contact us for any RTL design/verification services related queries

info@electronicdesignworks.com

www.electronicdesignworks.com